Part Number Hot Search : 
34561 MN102L35 CL7P7HL 1N4004S 1N4004S 3ESK7M CMDZ24L STW9C2SA
Product Description
Full Text Search
 

To Download SY89540UMY Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  sy89540u precision low jitter 4x4 lvds crosspoint switch with internal termination december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 precision edge is a registered trademark of micrel, inc. general description the sy89540u is a low-jitter, low skew, high-speed 4x4 crosspoint switch optimized for precision telecom and enterprise server/storage distribution applications. the sy89540u guarantees data-rates up to 3.2gbps over temperature and voltage. the sy89540u differential input includes micrel?s unique, 3-pin input termination architecture that directly interfaces to any differential signal (ac or dc- coupled) as small as 100mv (200mv pp ) without any level shifting or termination resistor networks in the signal path. the lvds compatible outputs maintain extremely fast rise/fall times guaranteed to be less than 120ps. the sy89540u features a patent-pending isolation design that significantly improves on channel-to- channel crosstalk performance. the sy89540u operates from a 2.5v 5% supply and is guaranteed over the full industrial temperature range (?40c to +85c). the sy89540u is part of micrel?s high-speed, precision edge ? product line. all support documentation can be found on micrel?s web site at www.micrel.com . typical performance precision edge ? features ? provides crosspoint switching between any input pairs to any output pair ? patent pending, channel-to-channel isolation design provides superior crosstalk performance ? guaranteed ac performance over temperature and voltage: ? dc-to-3.2gbps throughput ? <480ps propagation delay ? <120ps rise/fall time ? <30ps output-to-output skew ? ultra-low jitter design: ? <1ps rms random jitter ? <10ps pp deterministic jitter ? <10ps pp total jitter (clock) ? <0.7ps rms crosstalk induced jitter ? patent pending 50 ? input termination, extended cmvr, and vt pin accepts dc- and ac-coupled differential inputs ? 350mv lvds output swing ? power supply 2.5v 5% ? ?40c to +85c temperature range ? available in 44-pin (7mm x 7mm) qfn package ? pb-free green package applications ? all sonet/sdh channel select applications ? all fibre channel multi-channel select applications ? all gigabit ethernet multi-channel select applications
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 2 functional block diagram
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 3 ordering information (1) part number package type temperature range package marking lead finish sy89540umi qfn-44 industrial sy89540u sn-pb sy89540umitr (2) qfn-44 industrial 89540u sn-pb SY89540UMY qfn-44 industrial sy89540u with pb-free bar-line indicator pb-free matte-sn SY89540UMYtr (2) qfn-44 industrial sy89540u with pb-free bar-line indicator pb-free matte-sn notes: 1. contact factory for die availa bility. dice are guaranteed at t a = 25c, dc electrical only. 2. tape and reel ordering option. pin configuration 44-pin qfn
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 4 pin description pin number pin name pin function 17, 15, 10, 8 4, 2 41, 39 in0, /in0, in1, /in1, in2, /in2, in3, /in3 differential inputs: these input pairs are the differential signal inputs to the device. inputs accept ac- or dc-coupled signals as small as 100mv. each pin of a pair internally terminates to a vt pin through 50 ? . note that these inputs will default to an indeterminate state if left open. please refer to the "input interface applications" section for more details. 16, 9, 3, 40 vt0, vt1, vt2, vt3 input termination center-tap: each side of the differential input pair terminates to a vt pin. the vt pins provide a center-tap to a termination network for maximum interface flexibility. see "input interface applications" section for more details. 14, 11, 1, 42 vref_ac0, vref_ac1, vref_ac2, vref_ac3 reference voltage: this output biases to v cc ?1.2v. it is used when ac- coupling the inputs (in, /in). connect vref_ac to the vt pin. bypass each vref-ac pin with a 0.01 f low esr capacitor. see "input interface applications" section for more details. 18, 19 sin0, sin1 these single-ended ttl/cmos-compatib le inputs address the data inputs. note that these inputs are internally connected to a 25k ? pull-up resistor and will default to a logic high state if left open. 38, 37 sout0, sout1 these single-ended ttl/cmos-compatib le inputs address the data outputs. note that these inputs are internally connected to a 25k ? pull-up resistor and will default to logic high state if left open. 5, 7 conf, load these single-ended ttl/cmos-compatible inputs control the transfer of the addresses to the internal multiplexers. see "address tables" and "timing diagram" sections for more details. no te that these inputs are internally connected to a 25k ? pull-up resistor and will default to logic high state if left open. configuration sequence 1. load: loads configuration into bu ffer, while configuration buffer holds existing switch configuration. 2. configuration: loads new configuration into t he configuration buffer and updates switch configuration. buffer mode the sy89540u defaults to buffer mode (in to q) if the load and configuration control signals are not exercised. 23, 24, 26, 27, 29, 30, 32, 33 q0, /q0, q1, /q1, q2, /q2, q3, /q3, differential outputs: thes e lvds output pairs are the outputs of the device. please refer to the truth table below for details. unused output pairs may be left open. each output is designed to drive 350mv into 100 ? across the pair. 6, 22, 25, 28, 31, 34 vcc positive power supply. bypass with 0.1 f//0.01 f low esr capacitors and place as close to each v cc pin. 12, 13, 20, 21,35, 36, 43, 44 gnd, exposed pad ground. gnd and epad must both be co nnected to the same ground.
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 5 functional description buffer mode sy89540 can be used as a 1:4 fanout buffer. this is the default mode with load and config being high when the device is first powered up. the sin0 and sin1 inputs select the input si gnal that will be buffered. regardless of the output switch selection, the input signal will be buffered to all four outputs. crosspoint mode sy89540 can be programmed to take differential input signals from any input and buffer the signals to one or more outputs. prior to configuring sin and sout, load and config must be low. to program the desired i/o combination, follow the following sequence: 1) select the desired input with the sin0 and sin1 inputs and the output with the sout0 and sout1. 2) pulse the load with a positive pulse to load sin and sout. 3) pulse the config pin with a positive pulse to latched the i/o configuration. 4) this method can be used to create independent paths between inputs and outputs. below is the trut h table to create a 4:4 buffer where in0 -> q3, in1 -> q2, in2 -> q1, and in3 -> q0: the sy89540 can be switched from crosspoint mode to a 1:4 fanout buffer simply by providing a low-to- high pulse to the load and config pins. the input configuration (sin0:1) will select the desired input signal while the output switch will buffer the selected input signal. to get the same desired input to all four outputs (1:4), load and config must be repeated four times to cover all outputs (i.e., sout0:1 must go through all four output combinations, repeated by load and config). input sin1 sin0 sout1 sout0 load config. output 0 in0 0 0 1 1 0 q3 0 in1 0 1 1 0 0 q2 0 in2 1 0 0 1 0 q1 0 in3 1 1 0 0 0 q0 table 1. 4:4 buffer truth table
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 6 absolute maximum ratings (1) supply voltage (v cc ) ..........................?0.5v to +4.0v input voltage (v in ) ..................................?0.5v to v cc cml output voltage (v out ) .... v cc ?1.0v to v cc +5.0v termination current (3) source or sink current on v t .................. 100ma input current source or sink current on in, /in.............. 50ma v ref-ac current source or sink current on v ref-ac ............... 2ma lead temperature (solde ring, 20sec.) .............260c storage temperature (t s )............... ?65c to +150c operating ratings (2) supply voltage (v cc ).................. +2.375v to +2.625v ambient temperature (t a ) ................ ?40c to +85c package thermal resistance (4) qfn ( ja ) still-air ............................................................ 23c/w qfn ( jb ) junction-to-board ........................................... 12c/w dc electrical characteristics (5) t a = ?40c to +85c, unless otherwise noted. symbol parameter condition min typ max units v cc power supply v cc = 2.5v 2.375 2.5 2.625 v i cc power supply current no load, max. v cc . 200 280 ma r diff_in differential input resistance (in-to-/in) 80 100 120 ? r in input resistance (in-to-v t , /in-to-v t ) 40 50 60 ? v ih input high voltage (in, /in) 1.2 v cc v v il input low voltage (in, /in) 0 v ih ?0.1 v v in input voltage swing (in, /in) see figure 1a. 0.1 1.7 v v diff_in differential input voltage |in, /in| see figure 1b. 0.2 v in-to-v t maximum input voltage |in-to-v t | 1.28 v v ref-ac reference voltage v cc ?1.3 v cc ?1.2 v cc ?1.1 v notes: 1. permanent device damage may occur if ratings in the ?abs olute maximum ratings? section are exceeded. this is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if the device is opera ted beyond the operating ratings. 3. due to limited drive capability use for input of the same package only. 4. assumes exposed pad is soldered (or equivalent) to the device?s most negative potential on the pcb. jb uses a 4-layer ja in still-air unless otherwise stated. 5. the circuit is designed to meet t he dc specifications shown in the above table after thermal equilibrium has been established.
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 7 lvds outputs dc electrical characteristics v cc = 2.5v 5%, t a = ?40c to +85c, r l = 100 ? across q and /q, unless otherwise noted. symbol parameter condition min typ max units v oh output high voltage (q, /q) 1.475 v v ol output low voltage (q, /q) 0.925 v v out output voltage swing (q, /q) see figure 1a. 250 350 mv v diff_ou t differential output voltage swing |q ? /q| see figure 1b. 500 700 mv v ocm output common mode voltage (q, /q) see figure 4b. 1.125 1.275 v v ocm change in common mode voltage (q, /q) see figure 4b. ?50 +50 mv lvttl/cmos dc electri cal characteristics v cc = 2.5v 5%, t a = ?40c to +85c, unless otherwise noted. symbol parameter condition min typ max units v ih input high voltage 2.0 v cc v v il input low voltage 0.8 v i ih input high current ?125 30 a i il input low current v il = 0v ?300 a
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 8 ac electrical characteristics (7) v cc = 2.5v 5%, t a = ?40c to +85c, r l = 100 ? across each output pair, unless otherwise noted. symbol parameter condition min typ max units f max maximum operating frequency nrz data 3.2 4 gbps t pd propagation delay clock, v out 200mv 4 ghz in-to-q 280 380 480 ? config-to-q 350 800 t pd tempco 160 fs/c t s set-up time sin-to-load sout-to-load load-to-config config-to-load 800 800 800 950 ps t h hold time load-to-sin, load-to-sout 800 ps t pw minimum load and config pulse width 800 ps t skew output-to-output skew part-to-part skew note 8 note 9 30 150 ps ps t jitter data random jitter (rj) deterministic jitter (dj) note 10 note 11 1 10 ps rms ps pp clock cycle-to-cycle jitter total jitter (tj) note 12 note 13 1 ps rms ps pp crosstalk-induced jitter note 14 0.7 ps rms t r , t r rise/fall times at full output swing (20% to 80%) 40 80 120 ps notes: 7. high frequency ac-parameters are guar anteed by design and characterization. 8. output to output skew is measured between two different ou tputs under identical transiti ons. input voltage swing is 100mv. 9. part-to-part skew is defined for two parts with identical powe r supply voltages at the same temperature and with no skew of the edges at the respective inputs. 10. rj is measured with a k28.7 comma detect character pattern, measured at 2.5gbps/3.2gbps. 11. dj is measured at 2.5gbps/3 .2gpbs, with both k28.5 and 2 23 ?1 prbs pattern 12. cycle-to-cycle jitter definition: the vari ation of periods between adjacent cycles, t n ?t n-1 where t is the time between rising edges of the output signal. 13. tj definition: with an id eal clock input of frequency < f max , no more than one output edge in 10 12 output edges will deviate by more than the specified peak-to-peak jitter value. 14. crosstalk induced jitter is defined as the added jitter that results from signals applied to two adjacent channels. it is measured at the output while appl ying two similar, differential clock frequenc ies that are asynchronous with respect to each other at the inputs.
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 9 single-ended and differential swing figure 1a. single-ended voltage swing figure 1b. differential voltage swing timing diagram figure 2. timing diagram truth tables input select address table sin1 sin0 input 0 0 in0 0 1 in1 1 0 in2 1 1 in3 output select address table sout1 sout0 output 0 0 q0 0 1 q1 1 0 q2 1 1 q3
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 10 typical operating characteristics v cc = 2.5, v in = 100mv, at 25c. 50 100 150 200 250 300 350 200 800 1400 2000 2600 3200 3800 4400 5000 5600 amplitude (ps) frequency (mhz) amplitude vs. frequency 345 350 355 360 365 370 -40 -20 0 20 40 60 80 100 120 propagation delay (ps) temperature (?c) propagation delay vs. temperature 335 340 345 350 355 360 365 370 100 200 300 400 500 600 700 800 900 1000 output propagation delay (ps) input voltage swing (ps) input voltage swing vs. propagation delay 0 2 4 6 8 10 12 14 16 01234 channel-to-channel skew (ps) channel (ps) channel-to-channel skew, relative to ch0
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 11 functional characteristics v cc = 2.5, v in = 100mv, at 25c. clock pattern data pattern
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 12 input and output stage internal termination figure 3. simplified differential input stage output stage internal termination on a nominal 1.25v common mode above ground, lvds specifies a small swing of 350mv, typical. the common mode voltage has tight limits to permit large variations in ground between an lvds driver and receiver. also, change in common mode voltage, as a function of data input, is kept to a minimum to keep emi low. figure 4a. lvds differential measurement figure 4b. lvds common mode measurement
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 13 input interface applications figure 5a. lvpecl interface (dc-coupled) figure 5b. lvpecl interface (ac0coupled) figure 5c. cml interface (dc-coupled) figure 5d. cml interface (ac-coupled) figure 5e. lvds interface related product and su pport documentation part number function datasheet link sy58540u ultra precision 4x4 cm l crosspoint switch w/internal i/o termination http:///www.micrel.com/product-info/products/sy89540u.shtml hbw solutions new products and applications www.m icrel.com/product-info/products/solutions.shtml
micrel, inc. sy89540u december 2007 m9999-120607-c hbwhelp@micrel.com or (408) 955-1690 14 package information 44-pin qfn micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944-0800 fax +1 (408) 474-1000 web http:/www.micrel.com the information furnished by micrel in this data sheet is belie ved to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specificati ons at any time without notification to the customer. micrel products are not designed or author ized for use as components in life support appliances, devices or systems where malfu nction of a product can reasonably be expected to result in personal injury. li fe support devices or systems are devices or systems that (a ) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to r esult in a significant injury to the user. a purchaser ?s use or sale of micrel products for us e in life support appliances, devices or sys tems is a purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 2005 micrel, incorporated.


▲Up To Search▲   

 
Price & Availability of SY89540UMY

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X